Multi-Optical Network-on-Chip for Large Scale MPSoC
نویسندگان
چکیده
منابع مشابه
Design Of On-chip Permutation Network Router For MPSoC Applications
With the growing complexity in consumer embedded products and the improvements in process technology Multi-Processor System –On-Chip (MPSoC) have become wide spread. These new systems are very complex to design as they must execute multiple complex real-time applications. However, the current traffic models for on-chip interconnection networks are insufficient to capture the traffic characteris...
متن کاملEfficient Synchronization for a Large-scale Multi-core Chip Architecture
Multi-core architectures are becoming mainstream, permitting increasing on-chip parallelism through hardware support for multithreading. Synchronization, especial finegrain synchronization, is essential to the effective utilization of the computational power of high-performance large-scale multi-core architectures. However, designing and implementing fine-grain synchronization in such architect...
متن کاملReal-time Processor Interconnection Network for FPGA-based Multiprocessor System-on-Chip (MPSoC)
This paper introduces a new approach for a network on chip (NOC) design which is based on a NlogN interconnect topology. The intended application area for the NOC is the real-time communication of multiprocessors that are hosted by a single Field Programmable Gate Array (FPGA). The proposed NOC is an on-chip multistage interconnection network for which an upper limit can be guaranteed that is a...
متن کاملNature-Inspired Interconnects for Self-Assembled Large-Scale Network-on-Chip Designs
Future nanoscale electronics built up from an Avogadro number of components need efficient, highly scalable, and robust means of communication in order to be competitive with traditional silicon approaches. In recent years, the networks-on-chip (NoC) paradigm emerged as a promising solution to interconnect challenges in silicon-based electronics. Current NoC architectures are either highly regu...
متن کاملDistance Analysis for Large - Scale Chip Multiprocessors
Title of dissertation: REUSE DISTANCE ANALYSIS FOR LARGE-SCALE CHIP MULTIPROCESSORS Meng-Ju Wu, Doctor of Philosophy, 2012 Dissertation directed by: Professor Donald Yeung Department of Electrical and Computer Engineering Multicore Reuse Distance (RD) analysis is a powerful tool that can potentially provide a parallel program’s detailed memory behavior. Concurrent Reuse Distance (CRD) and Priva...
متن کاملذخیره در منابع من
با ذخیره ی این منبع در منابع من، دسترسی به آن را برای استفاده های بعدی آسان تر کنید
ژورنال
عنوان ژورنال: IEEE Embedded Systems Letters
سال: 2010
ISSN: 1943-0663,1943-0671
DOI: 10.1109/les.2010.2057407